The best way to get into Nvidia,AMD,Qualcomm!
1:13
The best way to get into Nvidia,AMD,Qualcomm!
13.1K views1 month ago
YouTubeSanchit Kulkarni
MangalTalks || Chip Design/VLSI -Educator on Instagram: "How to shift from other branches(Mechanical /Computer /IT) to VLSI/Chip design or Electronics domain? 👇👇 1. Build Strong Fundamentals •Digital: Digital logic, RTL, CMOS logic families. •Analog: transistor physics (MOS/BJT), small-signal models, biasing, op-amps, comparators, noise, matching, and basic analog layout rules. 2. Learn Core Tools & Skills •Front-end: Verilog/SystemVerilog, UVM, RTL, scripting (Python/Tcl). •Analog: SPICE (ngs
0:38
MangalTalks || Chip Design/VLSI -Educator on Instagram: "How to s…
2.4K views2 months ago
Instagrammangaltalks
Chapter 1: Introduction and Device Under Test
4:03
Chapter 1: Introduction and Device Under Test
36K viewsOct 30, 2013
YouTubeThe UVM Primer
Kalyan Kar Bhojaram on Instagram: "📈TOP 15 ECE Career Options! 🔥 1. VLSI Design Engineer: Verilog, VHDL, SystemVerilog, UVM, Synopsys tools | ₹15-25 LPA 2. Embedded Systems Developer: C, C++, RTOS, Microcontrollers | ₹8-15 LPA 3. AI/ML Engineer: Python, TensorFlow, PyTorch, Keras, Scikit-learn | ₹15-30 LPA 4. FPGA/ASIC Developer: Verilog, VHDL, SystemVerilog, FPGA tools | ₹12-20 LPA 5. Wireless Communication Engineer: RF design, Wireless protocols, simulation tools | ₹10-18 LPA 6. IoT Solution
0:32
Kalyan Kar Bhojaram on Instagram: "📈TOP 15 ECE Career Options! 🔥 1. V…
183.4K views6 months ago
Instagrambanty_talks
Easier UVM - Sequences
26:46
Easier UVM - Sequences
33.5K viewsApr 11, 2016
YouTubeDoulos Training
VLSI Gold Chips on Instagram: "🚀 How to Get Attention in VLSI After You're Job-Ready 💼 ✨ (For ECE/EEE students who’ve finished preparing!) If you’ve already learned Verilog, SystemVerilog, UVM, and built 1–2 projects, but struggling to get interview calls... This is for you! 👇 🔍 Step 1: Perfect Your Resume 🎯 ✅ Mention your technical skills clearly: Verilog, SV, UVM, Python, EDA tools (like Vivado, Synopsys, etc.) ✅ Highlight projects — explain what, why, and how ✅ Add a “Career Objective” f
0:05
VLSI Gold Chips on Instagram: "🚀 How to Get Attention in VLSI After …
461.2K views7 months ago
Instagramvlsigoldchips
Easier UVM - Configuration
30:11
Easier UVM - Configuration
29.6K viewsNov 5, 2015
YouTubeDoulos Training
Introduction to the UVM
3.1K viewsSep 15, 2014
YouTubeVerificationAcademy
Use Python and bring joy back to verification
1.1K viewsNov 8, 2023
YouTubealdecinc
Easier UVM - Reporting
6.5K viewsMay 11, 2016
YouTubeDoulos Training
Introducing Easier UVM
20.4K viewsFeb 25, 2015
YouTubeDoulos Training
2:32
UVM Simplified (#1 Introduction)
58K viewsJul 21, 2020
YouTubeASIC Lab
27:54
Easier UVM - Register Layer
46.1K viewsJun 29, 2016
YouTubeDoulos Training
3:03
UVM Simplified (#3 UVM TOP)
27.9K viewsJul 29, 2020
YouTubeASIC Lab
14:33
Systemverilog Callback With Examples
8.2K viewsJan 29, 2021
YouTubeSystemverilog Academy
9:11
UVM-1: UVM Basics | Synopsys
88.4K viewsDec 21, 2015
YouTubeSynopsys
8:46
SystemVerilog Classes 1: Basics
122.1K viewsNov 21, 2018
YouTubeCadence Design Systems
20:23
Running Easier UVM in EDA Playground
9.3K viewsMar 8, 2016
YouTubeDoulos Training
57:44
Simulink Basics - A Practical Look
159.7K viewsOct 29, 2020
YouTubeMATLAB
2:42
Generating Verilog or VHDL From a Schematic
8K viewsMay 22, 2021
YouTubeTea Leaves
28:59
UVM (Universal Verification Methodology) Session 1
14.4K viewsOct 19, 2020
YouTubeElectronics & VLSI Projects
5:16
Mentor Questa demo
4.2K viewsMay 11, 2018
YouTubeChris Spear
24:01
First Steps with UVM Part 1
100.5K viewsMay 14, 2012
YouTubeDoulos Training
10:37
System Verilog Tutorial 1 | Randomization | EDA Playground
21.1K viewsJan 1, 2021
YouTubeVLSI Chaps
10:00
Introduction to UVM - The Universal Verification Methodology for Syst…
119.7K viewsMar 29, 2011
YouTubeDoulos Training
9:08
Unleashing SystemVerilog and UVM: Introduction | Synopsys
78.8K viewsDec 21, 2015
YouTubeSynopsys
3:51
Course : UVM in Systemverilog 1: L2.1 : Introduction to UVM
15.6K viewsDec 8, 2019
YouTubeSystemverilog Academy
7:59
SV-1: Object-oriented Programming for Designers | Synopsys
47.3K viewsDec 21, 2015
YouTubeSynopsys
7:26
Course : Systemverilog Verification 1 : L4.1: Arrays in Systemverilog
15K viewsSep 4, 2019
YouTubeSystemverilog Academy
8:58
Free online Verilog Simulator | EDA PLAYGROUND
82.6K viewsJan 26, 2021
YouTubeAnand Raj
See more videos
Static thumbnail place holder